Abstract. As 1553B bus system is also widely used in modern avionics system, so in the new bus system development, not only the quality improvement on the performance is needed, but also should be required to be compatible with the original avionics equipment complying with 1553Bbus protocol , maximum reducing avionics system upgrade difficulty. Based on this consideration, the American National Standards Committee has developed the upper mapping of FC protocol-FC-AE-1553 agreement. FC-AE-155 agreement takes full advantages of the fibre channel and also gives full consideration to the requirement of being compatible with the original 1553B equipment, so the system upgrade can be easily realized. Conduct the fibre bus study based on FC-AE-1553, raise the hardware and software design methods and complete the control system demonstration verification based on fibre-optic bus. At the same time, conduct the bridging technology of FC-AE-1553 and MIL-STD-1553B, construct two types of demonstration verification system for bus bridging, breaking the hardware and software technology of FC-AE-1553 and MIL-STD-1553B bridging and establish the hybrid structure of the high and low speed bus, to meet the needs of the actual model, which plays a very important significance for the further development of China's aerospace business.
Introduction
In order to meet the various needs of the development of modern avionics system developing a higher-performance bus system is an urgent task. The gradual rise of fibre channel technology just meets the various needs of the new bus system. Fibre channel (abbreviated as FC) is a computer communication protocol designed to adapt to the requirements of high-performance data transmission, with the advantages of high bandwidth, low latency, distance insensitiveness, flexible topology and supporting various upper-layer protocols. Fibre channel technology has been used in avionics system, and has become the preferred solution for the system interconnection of the next generation of aviation electronics system.
Study of Bus Architecture Based on FC-AE-1553
Construct the bus architecture base on FC-AE-1553, establish bus redundancy and switching mechanism, develop the reliable communication mode between devices and complete the following items:
FC-AE-1553 Communication Protocol Research
Determine the FC-AE-1553 network architecture suitable to the control system through the research on FC-AE-1553 communication protocol and control network form , to adapt to the use demand of the new research models,
FC-AE-1553 Communication Rahway Research
It is not necessary for RDMA to enable the sub-address lookup for the realization of quick move of the large blocks of data. The large image transmission and alignment problems in terminal guidance can be effective solved through the study of FC-AE-1553 RDMA. Bridge with 1553B and other mature buses to achieve a smooth transition of the models from low speed bus to high speed bus. When the system still has MIL-STD-1553B bus and MIL-STD-1553Bdevices, the original devices can be connected to FC network though the bridges from MIL-STD-1553B to FC-AE-1553, not only retaining the original hardware and software, but also achieving a moth upgrade f the system.
Analysis if Fibre Channel Protocol

Fibre Channel Protocol Overview
The T11 working group of the American International Committee for Information Technology Standards (INCITC) developed a high-speed serial communication protocol in 1998: fibre channel protocol, which combines the fast and reliable channel technology with the flexible and scalable network technology. FC protocol uses the channel technology to control signal transmission and uses control strategy based on channel shared conflict resolution mechanisms on the arbitration or exchange and the flow rate control strategy based on credit. FC transfer rate in commercial areas has gradually improved to 8Gbit/s from the initial 1Gbit/s, and it towards to 16Gbit/s. So far, the FC protocol has been able to support many upper-layer protocols and instruction 
Fibre Channel Data Unit
Fibre channel frames and signaling protocol define 3 kinds of protocol data unit frame, sequence and exchange and the hierarchical relationship between them is shown in Figure 1 . Every frame includes the start delimiter, the fixed header with the size of 24bytes, various operational service head, and the flexible-length effective load from 0 to 2112 bytes, a frame standard cyclic redundancy check and a closing delimiter. The sequence is one or more relative frames transmitted from one N port to another N port. The sequence is a one-way transmission. Exchange consists of one ore more non-concurrent sequences. Exchange can be unidirectional or bidirectional. 
FC-AE-1553 Interface Circuit Design
According to the design requirements and NC/NT module compatibles, the protocol modules also use 1.0625G/band rate fibre. In order to make FPGA identify data signals, the1.0625G/serial data need to be converted to 106.25M/s parallel data. Figure 7 shows a detailed presentation of the design scheme of FC-AE-1553 interface circuit. 
Fig. 3. FC-AE-1553 interface circuit
This design also uses the multimode optical fibre with the core diameter of 50um, out packaging diameter of 125um, taking the short wave with 850nm wavelength as the optical signal carrier. Optical fibre receiving module also uses FTLF8524P2 of Finisar Company the same with NC/NT modules. The signal after photoelectric conversion is 1.0625G/s serial data and the optical fibre communication uses 8b/10b coding mode, so it is necessary to convert the serial data to 10B parallel data. Because the FPGA used does not contain high-speed transceiver, the serial and parallel conversion chip needs to be added, which should be from Agilent Company (HDMP-1636A). Serial and parallel conversion chip HDMP-1636A mainly contains TX0~TX9, REFCLK, RX0~RX9, RBC0, RBC1, BYTSYNC, ENBYTSYNC, RX+(-) and TX+(-)of signals, among which, RX+、RX-and TX+、TX-differential signals are the serial signal connected with the photoelectric conversion chip. TX0~TX9 is the 10B parallel data transmitted by FPGA, companied with the associated clock REFCLK, 180 degrees difference with the data, and the serial and parallel conversion chip will store the data at the rising edge of the associated clock and convert the associated clock multiplier 10 times parallel data into 1.0625G/s serial data. RX0~RX9 is the serial data received by the photoelectric receiver and will be converted to 10B parallel data, which is the data receiving termination. RBC0 and RBC1 obtain two 53.125M clocks with the difference of 180 degrees using REFCLK by the serial and parallel conversion chip PLL binary frequency. RX0~RX9 is valid on the rising edge of RBC0 and RBC1. RBC0 and RBC1c convert 106.25M/s data frequency to 53.125M/s, making the data processing requirements to the hardware performance reduced. Figure 8 shows the data transmission and reception mode of the serial and parallel conversion chip. 
Conclusion
FC-AE-1553 Communication Protocol Reach
Determine the FC-AE-1553 network architectrure suitable to the control system through the research on FC-AE-1553 communication protocol and control network form , to adapt to the use demand of the new research models,
FC-AE-1553 Communication Rahway Research
It is not necessary for RDMA to enable the sub-address lookup for the realization of quick move of the large blocks of data. The large image transmission and alignment problems in terminal guidance can be effective solved through the study of FC-AE-1553 RDMA.
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